A novel current-fed energy-recovery sustaining driver (CFERSD) for a PDP is proposed in this paper. Its main idea is to recover the energy stored in the PDP or to inject the input source energy to the PDP by using the current source built-up in the energy recovery inductor. This method provides zero-voltage-switching (ZVS) of all main power switches, the reduction of EMI, and more improved operational voltage margins with the aid of the discharge current compensation. In addition, since the current flowing through the energy recovery inductor can compensate the plasma discharge current flowing through the conducting power switches, the current stress through all main power switches can be considerably reduced. Furthermore, it features a low conduction loss and fast transient time. Operations, features and design considerations are presented and verified experimentally on a 1020×106mm sized PDP, 50kHz-switching frequency, and sustaining voltage 140V based prototype.
I. INTRODUCTION
The recent interest in flat panel display devices has made a PDP become a promising candidate for the conventional cathode ray tube (CRT) display, because a PDP is praised for its large screen size, wide viewing angle, thinness, long life time, and high contrast, etc.
Therefore, it is promising that PDPs will soon become consumer preferable wall-hanging color TVs. Fig. 1 is simplified sectional view showing an example of a three-electrode-type surface-discharge AC PDP. An AC PDP display is composed of X and Y electrodes covered by bus electrodes, a dielectric layer, and MgO layer in sequence on front glass substrate and 1/14 address electrodes perpendicular to X and Y electrodes on the rear glass substrate. The MgO layer protects the dielectric layer from the plasma damage and aids the plasma in sustaining a discharge through secondary electron emission from its surface. The address electrodes are covered with three phosphors of red, green and blue (R.G. B.). The space between the two opposing substrates is filled typically with chemically stable rare gases such as Ne and Xe. An externally applied electric field between X and Y electrodes ionizes the gas to create the plasma. Then, the ultraviolet light from the plasma excites the phosphor to create red, green, and blue visible lights. Recently, the address-display-separation (ADS) driving scheme is generally adopted to drive AC PDPs, as shown in Fig. 2 [1] [2] . One frame is divided into eight sub-frames as shown in Fig. 2a . Each sub-frame has the isolated address period and display period, which are concurrent to all of display area. Fig. 2b shows the applied waveform to the PDP panel. The address period consists of a reset and address setup. The writing and erasing pulses are applied to X and Y electrodes to erase the wall charges accumulated during the previous subfield period, which makes the same surface condition of all display cells. The writing pulses are applied between Y and address electrodes. This step is repeated from first to 480 th scan line sequentially according to the display data to accumulate a wall charge on dielectric layers.
Then, high voltage sustaining pulses are applied between X and Y electrodes in the display 2/14 period. Therefore, the plasma discharges take place between X and Y electrodes. The high voltage pulses can be generated by using a simple full bridge driver and most of the input power is consumed during this period. b. Applied waveform of ADS scheme value of an equivalent capacitor C p is about 80nF for a 42-in PDP. Therefore, when applying a sustaining pulse to X and Y electrodes without an ERC, a considerable energy of 2C p V S 2 for each cycle is dissipated in the non-ideal resistance of circuits and PDP during charging or discharging interval [3] [4] [5] [6] . Furthermore, the excessive surge charging and discharging currents will give rise to EMI noises and increase the surge current ratings of power switches. To solve these problems, several energy recovery sustaining drivers (ERSD), as shown in Fig.4 the overall system efficiency and the considerable heat generated by this current would require a large cooling system [5] . To overcome these drawbacks, a novel CFERSD for a PDP as shown in Fig. 8 is proposed in this paper. It features no serious voltage drops caused by the large discharge current with the aid of the discharge current compensation. Thus, its operational voltage margin is more improved. Furthermore, its circulating current is very small and the main power switches are all turned on with ZVS. Therefore, its overall system efficiency is very high, the EMI problem is very light, and the burden on the cooling system is very light. The prior circuit I shown in Fig. 4a is taken as an example to illustrate the basic operation of the prior ESRD. Mode 4 (t 3~t4 ): When the voltage V Cp is reduced to zero, the switch M 3 is turned on and then the switch M 7 is turned off at t 3 . That is, during this period, the ground potential is supplied to the panel through M 3 and M 2 . Therefore, the zero voltage applied to the panel capacitor C p is sustained for this period.
As described above, the charge and discharge currents flow through the inductor L 1 , the LC resonance operation appears, and thereby the energy recovery effect can be obtained. In other words, the energy discharged from the capacitance C p can also be temporarily stored in the capacitor C 1 through M 7 and D 2 , and the energy discharged from the energy recovery capacitor C 1 is used to charge the intrinsic panel capacitance C p through M 5 and D 1 . Therefore, most energy is recovered and high efficiency is achieved. However, although it can recover most of the lost energy, it still has several significant drawbacks. Detailed problems of the conventional circuit are described in the following section.
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Problems of the conventional circuit
At mode 1, when the intrinsic panel capacitor is charged to exceed the firing voltage V f , the gas in the plasma display panel would start to discharge. However, there is an interval (about 100~200 ns) between the instant V Cp reaches the firing voltage V f and the gas starts to discharge. Generally, the value of L 1 or L 2 is small enough, and the voltage V Cp can be quickly charged to V s before the gas starts to discharge. In such condition, although the series resonance finishes completely, the large discharge current going through the on resistance of 
where τ is time constant 2L/R esr and ω is the resonant angular frequency {1/LC p -
After a half cycle resonance between L and C p , the voltage across C p becomes (V s /2-V on )(1+e 
where it is assumed that C 1 , C 2 , C 3 , and C 4 are equal to C oss and L 1 and L 2 act as a inductors is fed back to the input power source. The circuit operation of t 3~t6 is similar to that of t 0~t3 . Subsequently, the operation from t 0 to t 6 is repeated.
Design considerations
Since the brightness of a PDP is proportional to the operation frequency, the rising times, t 1~t2 and t 4~t5 , are required to be as short as possible. 
where L 1 and L 2 include the parasitic line inductance.
VI. EXPERIMENTAL RESULTS
The prototype CFERSD for a PDP is implemented with specifications of L 1 = L 2 = 24uH, 
V. CONCLUSIONS
A novel CFERSD has been presented to overcome the drawbacks of prior circuits. Its circulating energy is very small and the main power switches are all turned on with ZVS.
Therefore, it features a high efficiency and the burden on the cooling system is very light. In 13/14 particular, since it compensates the plasma discharge current, it could solve the problem of the undesirable voltage drop. Thus, this enables the panel to light at lower voltage than the prior circuit. Therefore, this proposed circuit is expected to be well suited for hang-on-the-wall TVs with its thinness, lightness, high efficiency, and low price, etc.
